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[57] ABSTRACT 
Processes which utilize rapid thermal processing (RTP) are 
provided for inexpensively producing high efficiency silicon 
solar cells. The RTP processes preserve minority carrier bulk 
lifetime 't and permit selective adjustment of the depth of the 
diffused regions, including emitter and back surface field 
(bsf), within the silicon substrate. Silicon solar cell efficien-
cies of 16.9% have been achieved. In a first RTP process, an 
RTP step is utilized to simultaneously diffuse phosphorus 
and aluminum into the front and back surfaces, respectively, 
of a silicon substrate. Moreover, an in situ controlled cooling 
procedure preserves the carrier bulk lifetime 't and permits 
selective adjustment of the depth of the diffused regions. In 
a second RTP process, both simultaneous diffusion of the 
phosphorus and aluminum as well as annealing of the front 
and back contacts are accomplished during the RTP step. In 
a third RTP process, the RTP step accomplishes simulta-
neous diffusion of the phosphorus and aluminum, annealing 
of the contacts, and annealing of a double-layer antireftec-
tion/passivation coating SiN/SiOx. 
17 Claims, 15 Drawing Sheets 
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PROCESSES FOR PRODUCING LOW COST, 
IDGH EFFICIENCY SILICON SOLAR CELLS 
2 
by freezing grown-in or process-induced impurities to form 
electrically active traps which assist in recombination of 
photo-generated carriers. These traps undesirably inhibit 
generation of electricity in a solar cell during excitation by The U.S. Government has a paid-up license in the 
invention and the right in limited circumstances to require 
the patent owner to license others on reasonable terms as 
provided by the terms of Contract Nos. E21-H21 and 
E21-H31 awarded by the U.S. Department of Energy. 
5 light. For a discussion of the adverse effects of RTP on 
minority carrier bulk lifetime 't, see A. Rohatgi, et al., Silicon 
Processing, ASTM STP, p. 804; and also D. C. Gupta, 
American Society for Testing and Materials p. 389 (1983). 
Because of the foregoing reduction in minority carrier 
FIELD OF THE INVENTION 
The present invention generally relates to integrated 
application technology, and more particularly, to new pro-
cesses for inexpensively producing high efficiency silicon 
(Si) solar cells. 
IO bulk lifetime 't, one researcher has implemented a further 
separate annealing process at a high temperature after the 
RTP step in order to recover minority carrier bulk lifetime 't. 
R. Campbell, et al., J. Electrochem. Soc., v. 133, p. 2210 
(1986). However, this post-RTP anneal mitigates the attrac-
BACKGROUND OF THE INVENTION 
15 tiveness of RTP due to moderate cell efficiency and addi-
tional cost and time. 
To achieve large scale acceptance and widespread use of 
photovoltaic (PY) systems for the generation of electricity 
and electrical power, new processes must be developed for 
manufacturing solar cells on a commercial scale with much 
less cost (directly related to fabrication time) and with much 
higher cell efficiencies than known fabrication techniques. 
Today, conventional photovoltaic modules cost about $4.00 
per watt (w) and can produce electricity at a rate of about 
$0.25 per kilowatt hour (kwh). A factor of two in cost 
reduction is needed to make photovoltaic systems attractive 
for peak power load applications, and a reduction by a factor 
Another reason why researchers have had only slight 
success in using RTP to produce high efficiency solar cells 
is that it is difficult to obtain desired diffusion profiles with 
20 RTP. More specifically, in the manufacture of a solar cell, 
n-type and/or p-type materials are typically diffused into a 
silicon substrate to form a diffused region(s) and conse-
quently a p-njunction(s) for generating electricity. However, 
when using RTP, it is difficult to obtain a desired depth for 
25 the diffused region(s), and particularly, shallow depths. 
Shallow junctions can cut down on undesirable heavy dop-
ing effects. 
SUMMARY OF THE INVENTION 
An object of the invention is to overcome the deficiencies 
and inadequacies of the prior art as noted above and as 
generally known in the industry. 
of at least three would make photovoltaic systems much 
more competitive with conventional energy sources for base 30 
load utility applications. No photovoltaic material or tech-
nology has yet been able to achieve both the cost and 
efficiency goals simultaneously. Generally, the efficient PY 
systems are too expensive, and the cheaper PY systems are 
not efficient enough. 35 
Another object of the present invention is to provide a 
process for producing low cost, high efficiency silicon solar 
cells. Conventional processes for manufacturing solar cells 
involve several separate, long, furnace diffusions and oxi-
dations at high temperatures. Moreover, these furnace dif-
fusion and oxidation processes require extensive time peri-
ods and meticulous cleaning, prolonged cell processing, and 
use of large quantities of chemicals, gases, etc. Some 
researchers have attempted to shorten the fabrication time by 
using rapid thermal processing (RTP), also known in the art 
Another object of the present invention is to provide a 
process for inexpensively producing highly efficient silicon 
40 solar cells on a mass scale. 
Another object of the present invention is to provide a 
process for producing silicon solar cells with optimized 
minority carrier bulk lifetime -r. 
Another object of the present invention is to provide a 
process for producing silicon solar cells having desired 
diffusion profiles, and particularly, narrow depths and opti-
mum surface doping concentrations. 
as rapid thermal annealing (RTA), for fabricating silicon 45 
solar cells. In general, RTP is a photo-assisted thermal 
annealing process which utilizes a light radiating source for 
heating purposes and, in particular, for generating radiant 
heat. Another object of the present invention is to provide a 
process for producing silicon solar cells which requires 
50 much less time than other processes which are known in the 
art. 
As examples of RTP research in the field of solar cell 
fabrication, see the following publications: J. F. Joly, et al., 
Proceedings of 18th IEEE Photovoltaic Specialists Confer-
ence, p. 1756 (IEEE, Las Vegas, 1985); R. Campbell, et al., 
J. Electrochem. Soc., v. 133, p. 2210 (1986); B. Hartiti, et al., 
llth E. C. Photovoltaic Solar Energy Conference, p. 420 55 
(Montreux, Switzerland, 1992); B. Hartiti, et al., Proceed-
ings of 23rd IEEE Photovoltaic Specialists Conference, p. 
224 (IEEE, Louisville, 1993); and R. Schindler, et al., 
Proceedings of 23rd IEEE Photovoltaic Specialists Confer-
ence, p. 162 (IEEE, Louisville, 1993). However, as is 60 
generally known in the industry and is apparent from the 
foregoing publications, researchers have had only very lim-
ited success in using RTP to produce solar cells of high 
efficiency. 
One reason is that RTP is susceptible to generating 65 
electrically-active defects, or traps. In other words, RTP 
significantly reduces the bulk lifetime 't of minority carriers 
Another object of the present invention is to provide a 
process for producing silicon solar cells which requires a 
much less thermal budget than other processes which are 
known in the art. 
Briefly described in simple terms, the present invention 
provides for several RTP processes for producing solar cells 
for generating electrical energy from light. The RTP pro-
cesses utilize an in situ controlled cooling procedure for 
producing a p-n junction in a silicon substrate, while pre-
serving carrier bulk lifetime 't within the silicon substrate 
and while permitting selective adjustment of the depth of the 
diffused region within the silicon substrate. 
More specifically, a first RTP process involves the fol-
lowing steps. A dopant, for example, an n-type dopant 
containing material such as phosphorous (P), is applied to a 
5,510,271 
3 
front surface (receives light during cell operation) of a 
silicon substrate, for instance, a substrate of p-type silicon. 
Moreover, another dopant containing material, for example, 
4 
An advantage of the present invention is that other in situ 
processing steps can be accomplished and/or completed 
during the RTP step for further optimizing the silicon solar 
cells and the process for making the same. These further 
5 processing steps could include, as examples, diffusion, oxi-
dation, annealing, deposition, and/or surface cleaning. 
a p-type dopant such as aluminum (Al) is applied to a back 
surface of the silicon substrate. After the dopant containing 
materials have been applied to the silicon substrate, the 
combination of the substrate and the dopant containing 
materials are heated with a light radiating source using a 
rapid thermal processing (RTP) system so that both the 
dopants diffuse concurrently into the silicon substrate to 10 
form front and back diffused regions (in the preferred 
embodiment, n+ and p+, respectively), and so that a solar 
cell body is formed. 
Next and significantly, an in situ control led cooling 
procedure is employed to preserve the bulk lifetime 't of 15 
minority carriers within the silicon region and to permit 
selective adjustment of the depth of the diffused regions. 
During this procedure, the RTP heat applied to the silicon 
substrate and dopant containing materials is selectively 
reduced at a first cooling rate (preferably, 0.33° C./sec) 20 
which preserves the carrier bulk lifetime 't within the bulk 
silicon region. The first cooling rate is slower than the 
natural cooling rate of the substrate and dopants toward 
ambient temperature. After a predetermined duration of heat 
reduction at the first cooling rate, the substrate is permitted 25 
to naturally decrease in temperature to the ambient tempera-
ture via termination of the RTP applied heat. Moreover, the 
predetermined duration is directly proportional to the depth 
of the diffused regions within the silicon substrate, and 
particularly the diffused region which creates the electricity- 30 
generating p-n junction. 
Front and back metal contacts are applied over the front 
and back diffused regions of the silicon substrate, respec-
tively, via any conventional process, but preferably via a 
screen printing and annealing process. The metal contacts 35 
may be produced from any suitable metallic material, 
including for example, silver (Ag), titanium (Ti), and alloys 
thereof. Optionally, an antireflection/passivation layer, for 
instance, ZnS/MgF or SiN/SiOx, is applied over the front 
surface. The result of the foregoing novel process is a low 40 
cost, highly efficient silicon solar cell. 
Another advantage of the present invention is that it 
requires a much shorter processing time than prior art 
processes. 
Another advantage of the present invention is that it 
requires a lower thermal budget and lower power consump-
tion than prior art processes. 
Another advantage of the present invention is that a 
junction adjacent both the front and back surfaces of a 
silicon substrate can be formed simultaneously. 
Another advantage of the present invention is that the RTP 
processes require fewer cleaning steps than prior art pro-
cesses for fabricating silicon solar cells. 
Another advantage of the present invention is that the RTP 
processes require lesser amounts of chemicals, gases, etc. 
than prior art processes for fabricating silicon solar cells. 
Another advantage of the present invention is that the RTP 
processes can be utilized to achieve very shallow electricity-
generating p-n junctions in silicon solar cells. Shallow 
junctions cut down on heavy doping effects. 
Another advantage of the present invention is that lower 
quality silicon, such as crucible-grown commercial silicon, 
can be utilized to produce solar cells with much higher 
operation efficiencies which were historically limited to 
higher quality silicon, such as float zone silicon. 
Other objects, features, and advantages of the present 
invention will become apparent to one of skill in the art upon 
examination of the following drawings and detailed descrip-
tion. It is intended that these additional objects, features, and 
advantages be incorporated herein. 
BRIEF DESCRIPTION OF THE DRAWINGS 
The present invention can be better understood with 
reference to the following drawings. The drawings are not 
necessarily to scale, emphasis instead being placed upon 
clearly illustrating principles of the present invention. A second RTP process in accordance with the present 
invention is performed similarly to the first RTP process for 
producing high efficiency silicon solar cells. However, 
importantly, in the second RTP process, annealing of the 
front and back contacts is accomplished during the RTP step 
FIG. 1 is a schematic diagram of a conventional silicon 
45 solar cell; 
in addition to simultaneous diffusion of both dopants, i.e., 
phosphorous into the front surface and aluminum into the 
back surface. This process further reduces the time period 
and cost necessary to fabricate high quality silicon solar 50 
cells. 
FIG. 2 is a flow chart illustrating a conventional process 
for producing the silicon solar cell of FIG: 1; 
FIGS. 3A through 3M are schematic illustrations showing 
the various steps of the conventional process of FIG. 2 for 
producing the silicon solar cell of FIG. 1; 
A third RTP process in accordance with the present 
invention is performed similarly to the second RTP process 
for producing high efficiency silicon solar cells. However, in 
the third RTP process, a first RTP step accomplishes simul-
taneous diffusion of the phosphorous and aluminum, anneal-
ing of the contacts, and a second RTP step accomplishes 
annealing of a very efficient double-layer antireflection/ 
passivation coating SiN/SiOx. 
FIG. 4 is a first RTP process in accordance with the 
present invention for producing the silicon solar cell of FIG. 
1 at a much lower cost, in much less time, and with a 
comparable cell efficiency relative to the conventional pro-
55 cess of FIG. 2; 
In addition to accomplishing all of the aforementioned 
objects, the present invention has many other additional 
advantages over the prior art, a few examples of which are 
indicated hereafter. 
60 
An advantage of the present invention is that silicon solar 65 
cells have been formed with record high efficiencies of 
16.9%. 
FIG. 5 is a graph showing the temperature cycle for an in 
situ cooling procedure of the RTP simultaneous diffusion 
step in the first RTP process of FIG. 4; 
FIG. 6 is a graph of minority carrier bulk lifetime 't versus 
cooling rate, which illustrates the effects of the in situ 
cooling procedure of FIG. 5 as well as quenching to termi-
nate the RTP process; 
FIG. 7 is a graph showing concentration versus diffusion 
depth of dopants within the silicon substrate of a silicon 
solar cell produced in accordance with the first RTP process 
of FIG. 4; 
5,510,271 
5 
FIG. 8 is a graph of current versus voltage, which is 
indicative of operational efficiency (% ), for a silicon solar 
cell produced in accordance with the first RTP process of 
FIG. 4; 
FIG. 9 is a graph of the measured reflectance versus the 
internal quantum efficiency (IQE) of a cell produced in 
accordance with the first RTP process of FIG. 4; 
FIG. 10 is a graph of IQE versus light wavelength of a 
conventional furnace-diffused cell and a cell formed in 
accordance with the first RTP process of FIG. 4; 
FIGS. llA and llB are flow charts illustrating a time 
comparison between the conventional process of FIG. 2 and 
the first RTP process 50 of FIG. 4; 
FIG. 12 is a flow chart illustrating a second RTP process 
in accordance with the present invention for producing the 
silicon solar cell of FIG. 1 at a much lower cost, in much less 
time, and with a comparable cell efficiency relative to the 
conventional process of FIG. 2; and 
6 
indicated in flow chart block 28, a phosphorus (P) doped 
glass layer 38 is applied to the p-doped silicon substrate 12. 
After the phosphorus doped glass layer 38 has been applied 
to the silicon substrate 12, the silicon substrate 12 and 
5 phosphorus layer 38 are heated so that part of the phospho-
rus doped glass layer 38 diffuses into the underlying p-type 
boron-doped silicon substrate 12, thereby forming an 
n+-doped silicon region 14 under the phosphosilica glass 
layer 38. FIG. 3A shows the phosphorus doped glass layer 
10 38, the underlying n+-doped diffused region 14, and the 
underlying p-doped silicon region 12. 
As indicated in flow chart block 29, and as illustrated in 
FIG. 3B, the phosphosilica glass layer 38 is etched away 
from the substrate structure, leaving behind the n+-doped 
15 silicon region 14 and the p-doped silicon region 12. The 
substrate structure is again cleaned to prevent contamination 
of phosphorus into later processing steps, as indicated in 
flow chart block 30 of FIG. 2. 
FIG. 13 is a flow chart illustrating a third RTP process in 20 
accordance with the present invention for producing the 
silicon solar cell ofFIG.1 at a much lower cost, in much less 
time, and with a higher cell efficiency than the conventional 
process of FIG. 2. 
Next, as indicated in flow chart block 31 of FIG. 2 and as 
illustrated in FIG. 3C of FIG. 3, an aluminum layer 18 is 
applied to the back surface of the silicon substrate 12, 
typically via a conventional evaporation process. Further, as 
indicated in flow chart block 32 of FIG. 2 and as illustrated 
in FIG. 3D of FIG. 3, the silicon substrate 12 is heated so 
DETAILED DESCRIPTION OF THE 
PREFERRED EMBODIMENTS 
The RTP methods of the present invention will now be 
described in detail relative to forming n+-p-p+ silicon solar 
cells. However, this type of cell was selected as merely an 
example for application of the methods, and the principles of 
these novel RTP methods can be applied to the formation of 
other types of solar cells and to cells with different con-
struction materials and dopants. 
FIG. 1 illustrates a conventional n+-p-p+ solar cell 11 for 
receiving light and for producing a source voltage Vs from 
the incident light. In structure, the solar cell 11 typically . 
comprises a p-doped silicon region 12, which is contiguous 
with an n+-diffused silicon region 14, or emitter, to thereby 
form a p-n junction. There is a very high electric field at the 
p-n junction. The p-n junction separates photo-generated 
electron-hole pairs and generates electrical current flow 
when excited by light, as shown. Specifically, when excited, 
electrons flow toward the n+-region, and holes flow toward 
the p-region. 
Furthermore, a silicon oxide (SiOx) layer 15 is optionally 
formed over the n+-doped silicon region 14 for passivation 
purposes. A p+-doped silicon region 16, or a back surface 
field (bsf), is optionally placed adjacent the back of the 
silicon solar cell 11 for facilitating generation of current flow 
by repelling electrons and by more readily attracting holes 
toward the back of the cell 11. A metal layer 18, serving as 
a back electrical contact, is situated adjacent the p+-doped 
layer 16. A grid, or network, of metal strips 22 is are 
disposed over and contiguous with the n+-doped layer 14 
and serves as a front electrical contact for the silicon solar 
cell 11. Finally, an antireflective coating 24 may optionally 
be situated over the silicon oxide layer 15 for optimizing the 
capture of light and minimizing reflections of light from the 
junction created by layers 12, 14. 
A conventional process for producing the n+ -p-p+ silicon 
solar cell 11 of FIG. 1 is shown by way of a flow chart 26 
25 that a silicon oxide layer 15 is produced over the phospho-
rus-doped n+ layer 14 and the aluminum layer 18 diffuses 
into the silicon substrate 12, thereby forming a p+-doped 
silicon region 16. 
As indicated in 5 flow chart block 33, the front and back 
30 contacts 22, 18 (FIG. 1) are typically applied to the substrate 
structure via a conventional photolithography process. The 
photolithography process is illustrated in FIGS. 3E through 
3K. As shown in FIG. 3E, a photoresist (PR) 42 is situated 
over the oxide layer 15 and is utilized to pattern the silicon 
35 oxide layer 15. Next, as indicated in FIG. 3F, a metal layer 
22', generally a titanium silver alloy (Ti/Ag), is applied over 
the photoresist 42. A Ti! Ag alloy is often used because Ti 
adheres well to silicon, and Ag is an excellent conductor. As 
shown in FIG. 3G, the photoresist 42 is lifted off along with 
40 the upper part of the metal layer 22'. This concludes fabri-
cation of the front contacts 22. 
In order to complete the singular back contact 18 (FIG. 1), 
another metal layer, usually Ti! Ag, is applied over the 
aluminum layer 18, as shown in FIG. 3H. If the aluminum 
45 layer 18 is thick enough, another metal layer, such as the 
Ti! Ag, may be unnecessary and optional. 
Next, a conventional photolithography process is utilized 
to pattern the perimeter of the substrate structure, as shown 
50 in FIG. 31, to define a cell. This can also be done by dicing 
the cell out by a saw, as is well known in the art. This may 
be unnecessary if one full cell is made on each wafer, as is 
possible. Photoresists 44, 45 are positioned at the front and 
back surfaces, respectively, as shown. Next, as shown in 
55 FIG. 3J, mesa etching is employed using any conventional 
technique in order to produce cavities leading to the p-doped 
silicon region 12. As shown in FIG. 3K, the photoresist 
layers 44, 45 are removed. 
As shown in flow chart block 34 and as illustrated in FIG. 
60 3L, the front contacts 22 are optionally plated with silver to 
enhance electrical conductivity and then the entire substrate 
structure is heated via a conventional annealing process. The 
annealing process causes the contacts to adhere to the 
substrate structure so that a monolithic body is created. 
in FIG. 2 and by way of a schematic illustration in FIGS. 3A 65 
through 3M. As indicated in flow chart block 27 of FIG. 2, 
Finally, as indicated in flow chart block 36 and as illus-
trated in FIG. 3M, an antireflective coating 24 is optionally 
applied over the structure, which will ultimately inhibit a p-doped silicon substrate 12 is initially cleaned. Next, as 
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in situ controlled cooling procedure is employed for pre-
serving minority carrier bulk lifetime 't within the silicon 
substrate 12. Moreover, the in situ controlled cooling pro-
cedure permits selective adjustment of the depth of both the 
reflections of light from the cell when the cell is in use. The 
antireflection coating has historically been a double-layer 
ZnS/MgF coating in the industry. Moreover, the ZnS/MgF 
coating is applied via a lengthy two-stage sintering process. 
5 p+ diffused region and the n+ diffused region within the 
silicon substrate 12. 
FIRST RTP PROCESS 
FIG. 4 shows a flow chart illustrating a first RTP process 
During the in situ controlled cooling procedure, the tem-
perature within the RTP system is decreased at a rate of 
0.33° C. per second for a duration of approximately 180 50 in accordance with the present invention. The first RTP 
process 50 is essentially a simplified and cost effective 
fabrication technique that significantly reduces the cell pro-
cess time, thermal budget, and substrate cleaning steps, 
while maintaining cell efficiency. Moreover, the first RTP 
process 50 enables optimum preservation of minority carrier 
bulk lifetime 't, unlike prior art processes which utilize RTP. 
10 seconds to achieve an ultimate temperature of 820° C. 
Initially, in the first RTP process 50, the silicon substrate 
12 is cleaned, as indicated in flow chart block 51. In the 
preferred embodiment, the silicon substrate 12 is cleaned 
with 4:1 H2S04 :H20 2 for 5 minutes followed by a 1 minute 
40:1 HN03 :HF treatment, a 20 second dip in 10:1 H20:HF, 
an 8 minute boil and 1:1:5 HCl:H20 2:H20, and a final 20 
second dip in 10: 1 H20:HF. The silicon substrate 12 is then 
rinsed with a suitable liquid, such as water, and is blow dried 
with nitrogen gas N2 or another suitable inert gas. 
During the foregoing time period, the phosphorus and alu-
minum layers continue to diffuse into the silicon substrate 
12, and the depths of then+ region 14 and the p+ region 16 
within the substrate 12 are directly proportional to the 
duration of the foregoing cooling period. Next, the tempera-
15 ture in the RTP system is permitted to drop naturally so that 
the silicon substrate 12 is cooled naturally. In other words, 
the temperature within the RTP system decreases toward the 
ambient temperature in and around the RTP system. It has 
been determined by experiments that the temperature within 
20 the RTP system decreases at a rate of approximately 4.4° C. 
per second during the natural cooling procedure. The spe-
cific merits of the foregoing concurrent diffusion and in situ 
controlled cooling procedure will be further described in 
detail, after a completion of this discussion regarding the 
Next, the back contact 18 (FIG. 1) is applied to the silicon 
substrate 12, as is indicated in flow chart block 52. The back 
contact 18 may be any suitable material, but aluminum (Al) 
25 first RTP process 50. 
is preferred in that it can serve the dual purpose of creating 
the p+-diffused region within the silicon substrate 12 and can 
·also be used as the back contact 18, if thick enough. 30 
Moreover, the metal utilized as the back contact 18 may be 
applied using any conventional technique, for example but 
not limited to, an evaporation technique. In the preferred 
embodiment, an aluminum layer with a thickness of 1 µm 
was evaporated onto the back of the silicon substrate 12 35 
(FIG. 1). 
Next, as indicated in flow chart block 53, the front dopant 
containing material (which forms the n+-diffused region 14 
Next, as indicated in flow chart block 55, the metals for 
forming the front and back contacts 22, 18 are applied to the 
substrate structure using any suitable materials and tech-
niques. In the preferred embodiment, initially, the phospho-
rus film is stripped off in a dilute HF solution. The grid of 
front contacts 22 is defined by evaporating 60-nm Ti and 
5-µm Ag using a lift-off photolithography process. Further, 
the back contact 18 (FIG. 1) is formed by evaporation of 
60-nm Ti and 2 µm of aluminum over the entire back 
followed by a 400° C./30-minute contact-anneal in a suitable 
forming gas, as is indicated in flow chart block 57. 
Finally, a passivation layer and/or an antireflection layer 
may optionally be applied to the substrate structure. For 
example, a suitable antireflection coating would be SiOx or 
the double layer ZnS/MgF coating. Moreover the passiva-
tion layer and/or the antireflection layer may be applied to 
the structure using any conventional technique. However, in 
the preferred embodiment, as indicated in flow chart block 
in the silicon substrate 12) is applied to the silicon substrate 40 12. Preferably, a 150-nm thick phosphorus silica film with a 
phosphorus concentration of lxl021 P-atoms cm3 was spun 
onto the front side of the silicon substrate 12. Any suitable 
dopant and process for application of the same onto the 
silicon substrate 12 may be utilized. 45 58, a plasma enhanced chemical vapor deposition (PECVD) 
process is utilized to form a double-layer antireflection/ 
passivation coating (AR coating) of SiN/SiOx on the sub-
strate structure. 
The substrate structure is next placed in a conventional 
RTP system to provoke simultaneous diffusion of both the 
front and back dopants into the contiguous silicon substrate 
The double-layer antireflection/passivation coating SiN/ 12. In the preferred embodiment, the silicon substrate 12 is 
placed on the suscepter within the RTP system, with the 
spin-on phosphorus film facing away from-the halogen 
heating lamps. 
50 SiOx is formed to comprise a 59 nm SiN layer with a 
refractive index of approximately 2.27 and a 95 run SiOx 
layer with a refractive index of 1.46. Moreover, the double-
layer antireflection/passivation coating SiN/SiOx is depos-
ited in a total time of less than 9 minutes by PECVD at a low 
After a number of experiments, an appropriate time and 
temperature profile was established for simultaneous diffu-
sion of both the phosphorus and the aluminum into the 
silicon substrate 12 with acceptable junction depths, surface 
doping concentration, reverse saturation currents (J0 e), and 
bulk lifetime 't for high efficiency solar cells. The optimum 
temperature profile for simultaneous diffusion of phospho-
rus and aluminum is shown in FIG. 5. As illustrated in the 60 
graph of FIG. 5, the temperature in the RTP system is 
initially increased, or ramped, to a temperature of 880° C. at 
55 temperature, i.e., less than 300° C., for emitter surface 
passivation and for a resulting average reflectance of less 
than about 5.1 %. A detailed discussion of the formation of 
the aforementioned double-layer antireflection/passivation 
a rate of 43° C. per second. After the temperature of 880° C. 
is achieved, the silicon substrate 12 is maintained at this 
temperature for 30 seconds. While the silicon substrate 12 is 65 
maintained at 880° C., diffusion of both phosphorus and 
aluminum into the silicon substrate 12 commences. Next, an 
coating is set forth in co-pending application entitled "Pro-
cess for Low Temperature Plasma Enhanced Chemical 
Vapor Deposition (PECVD) of an Oxide and Nitride Anti-
reflection Coating on Silicon," filed on May 25, 1994, and 
having Ser. No. 08/248,473, now U.S. Pat. No. 5,418,019 
the disclosure of which is incorporated herein by reference 
as if set forth in full hereinbelow. In general, the double-
layer antireflection/passivation coating SiN/SiOx results in 
an excellent antireflection/passivation coating for silicon 
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photovoltaic devices. Furthermore, experimental data shows 
that this double-layer antireflection/passivation coating also 
provides very effective defect passivation on silicon solar 
cells. Therefore, the surface defect passivation and antire-
flection coating are accomplished in a single process step, 5 
instead of two process steps for formation of ZnS/MgF as in 
the prior art. 
10 
sion on the front, followed by an etch back to obtain a 
comparable emitter sheet resistance of 80 ohm/square, and 
850° C./45 minutes aluminum diffusion on the back which 
includes a 10 minute thermal oxide passivation on the front. 
The conventional cell gave efficiency of 18.8% with a 
slightly better long wavelength response, but considerably 
better short wavelength response, indicating somewhat 
higher diffusion length (255 µm) and much lower front 
surface recombination velocity (FSRV). Emitter doping pro-MERITS OF IN SITU CONTROLLED COOLING 
PROCEDURE 10 filed measurements for the conventional cell showed a much 
lower surface concentration of 2xl 019 cm-3 and a junction 
depth of 0.6 µm. The order of magnitude higher surface 
concentration of the RTP emitter can increase front surface 
The specific merits of the in situ controlled cooling 
procedure will now be further addressed. A number of 
experiments were performed to select the RTP temperature 
cycle as shown in FIG. 5. From these experiments, it was 15 
determined that the ramping up to a peak temperature of 
880° C. and holding for 30 seconds determined the surface 
concentration, reverse saturation current density J 0 , and 
sheet resistance. Similarly, the slow cooling rate of 0.33° C. 
per second for 3 minutes allows the formation of the 20 
aluminum diffused region 16, performs aluminum gettering, 
and prevents lifetime 't degradation due to rapid quenching 
from high temperatures. The heating and cooling cycle in 
FIG. 5 also creates appropriate junction depths and diffusion 
profiles for high efficiency cells. 
recombination, Auger recombination, and band gap narrow-
ing to account for the lower short wavelength response. Use 
of silicon rich SiN (N=2.27) for efficient double-layer AR 
coating on RTP cells also contributes to lower short wave-
length response due to absorption. 
MERITS OF FIRST RTP PROCESS 
The merits of the first RTP process 50 will now be 
discussed with respect to FIGS. llA and llB. In general, the 
first RTP process 50 in accordance with the present inven-
In prior art processes, the RTP step is usually concluded 
by a rapid quenching of the temperature within the RTP 
system. Researchers in the industry have not recognized, as 
did the inventors herein, that rapid quenching could be 
replaced by controlled cooling to preserve minority carrier 
bulk lifetime 't and to adjust the profiles of the diffused 
regions. FIG. 6 illustrates the minority carrier bulk lifetime 
25 tion can be used to produce high efficiency silicon solar cells 
11 in much less time and at much less cost than conventional 
processes, particularly the conventional process 26 of FIG. 
2. FIGS. llA and llB show a flow chart illustrating a 
comparison between the conventional process 26 of FIG. 2 
't for silicon substrates having an n+ diffused region over a 
range of cooling rates. As is apparent from FIG. 6, quench-
ing of the temperature within the RTP system severely 
diminishes the minority carrier bulk lifetime 't, whereas a 
gradual decrease in cooling rate preserves the minority 
carrier bulk lifetime 't. 
30 and the first RTP process 50 of FIG. 4. Common steps are 
shown centrally in FIGS. llA and llB, unique steps of the 
first RTP process 50 are shown to the left in FIGS. llA and 
llB, and unique steps of the conventional process 26 are 
shown to the right in FIGS. llA and llB. As is apparent 
35 from FIGS. llA and llB, the first RTP process 50 can be 
performed in approximately 515 minutes, whereas the con-
ventional process 26 takes about 1,023 minutes. The first 
RTP process 50 eliminates many of the steps which are 
performed in the conventional process 26, thereby resulting FIG. 7 shows the front and back diffusion profiles 
obtained by the processing cycle of FIG. 5. Phosphorus 40 
emitter profiles, measured by spreading resistance, had a 
surface concentration of about 2xl020 cm-3 and a junction 
depth of 0.15 µm. This resulted in a sheet resistance of 80 
ohms/square. The aluminum diffused region profile, deter-
mined by C-V measurements using an electrochemical etch- 45 
ing profile, had a surface concentration of 1018 cm-3 and a 
junction depth of 2 µm. These simultaneously diffused 
profiles are quite consistent with the requirements for high 
efficiency silicon cells and can be optimized further for even 
better results. 50 
FIG. 8 shows the light I-V characteristics and other 
relevant cell operation data. As shown in FIG. 8, the silicon 
solar cells fabricated in accordance with the first RTP 
process 50 have a record high efficiency of 16.9%. The cells 55 had a V 0 c of 623 mV, J,c of 33.6 mA, and a fill factor of 
0.808. 
in an extreme savings of time. The savings in time directly 
translates into a cost savings, less power consumption, and 
less requisite chemicals, gases, etc. 
SECOND RTP PROCESS 
FIG. 12 shows a flow chart illustrating a second RTP 
process 60 in accordance with the present invention. The 
second RTP process 60 is an improvement of the first RTP 
process 50 in that the second RTP process 60 further 
simplifies the process of fabricating high efficiency silicon 
solar cells 11 and further minimizes cost. As shown in FIG. 
12, particularly at flow chart block 61, the substrate structure 
is initially cleaned using any suitable means. Next, as is 
indicated in flow chart block 62, both the front and back 
dopants are applied to the silicon substrate 12. Preferably, 
the dopants are applied via a conventional spin-on process, 
but any other suitable process may be employed. 
The front and back contacts 22, 18 (FIG. 1) are then 
applied to the substrate structure, as indicated in a flow chart 
FIG. 9 shows the measured reflectance and the internal 
quantum efficiency (IQE) of a silicon solar cell produced in 
accordance with the present invention. The IQE analysis 
shows a bulk diffusion length of 212 µm, corresponding to 
a bulk lifetime 't of about 21 microseconds in the 0.2 
ohm-cm base. 
60 block 63. Preferably, the front and back contacts 22, 18 are 
applied via a screen printing process. This is significant 
because screen printing is very fast, as compared to other 
metalization processes. 
FIG. 10 shows a comparison of IQE and cell data of a 
conventional furnace diffused in RTP diffused cell on 0.2 65 
ohm-cm float zone (FZ silicon). The conventional cell 
fabrication involved 930° C./25 minutes phosphorus diffu-
As indicated in flow chart block 64, the substrate structure 
is then subjected to heating in an RTP system. The substrate 
structure is heated in the RTP system in accordance with the 
temperature profile of FIG. 5. While the substrate structure 
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requires less power and chemicals, because the application 
of the passivation layer and/or antireflection layer does not 
require separate heating steps. 
is heated in the RTP system, the diffused regions 14, 16 
(FIG. 1) are formed by diffusion of the phosphorus and 
aluminum, respectively, into the contiguous silicon substrate 
12. Furthermore, the metal contacts 22, 18 are adhered to the 
substrate structure during the heating process. Hence, in the 
second RTP process 60, simultaneous diffusion as well as 
contact firing occurs during a single step of the procedure. 
It should further be noted that the substrate structure could 
5 be further processed prior to the RTP step. More specifically, 
other diffusion, oxidation, annealing, or deposition steps 
could take place or be completed during the RTP step. 
It is obvious to one of skill in the art that many variations 
and modifications may be made to the preferred RTP pro-
Finally, as shown in flow chart block 65, a passivation 
layer and/or an antireflection layer may optionally be 
applied to the substrate structure. Preferably, the double-
layer antireflection coating SiN/SiOx is applied to the sub-
strate structure using PECVD, as described previously rela-
tive to the first RTP process 50. 
The second RTP process 60 can be performed in approxi-
10 cesses of the present invention as described previously 
without substantially departing from the spirit and scope of 
the present invention. All such variations and modifications 
are intended to be included herein within the scope of the 
present invention, as is defined in the following claims. 
15 mately 57 minutes, as compared to the conventional process 
Wherefore, the following is claimed: 
1. A process utilizing an in situ controlled cooling pro-
cedure for producing a junction between a diffused region 
and a bulk silicon region within a silicon substrate, while 
preserving carrier bulk lifetime within the bulk silicon 
26 of FIG. 2 which takes approximately 1,023 minutes. This 
substantial savings in time direct! y translates into a substan-
tial savings in cost, power consumption, and requisite 
chemicals, gases, etc. 
THIRD RTP PROCESS 
20 region and while permitting selective adjustment of the depth of the diffused region within the silicon substrate, 
comprising the sequential steps of: 
A third RTP process 70 in accordance with the present 
invention is shown in FIG. 13. The third RTP process 70 25 
further simplifies the process of producing high efficiency 
silicon solar cells 11 (FIG. 1) and minimizes the requisite 
time requirements. In essence, in the third RTP process 70 of 
FIG. 13, the double-layer antireflection/passivation coating 
SiN!SiOx is applied prior to the RTP step so that the heating 30 
cycle associated with the RTP step can also be utilized to 
adhere the double-layer antireflection/passivation coating 
SiN!SiOx to the substrate structure as well as accomplish the 
simultaneous diffusion and adherence of the front and back 
contacts 22, 18. 35 
Initially, as is indicated in flow chart block 71, the 
substrate structure is cleaned using any conventional tech-
nique. 
Next, as indicated in flow chart block 72, the front and 
back dopants are applied to the silicon substrate 12. The 40 
dopants are preferably phosphorus on the front surface and 
aluminum on the back surface. Moreover, the dopants are 
preferably applied using a spin-on process, but any other 
suitable process could be utilized. 
Next, the front and back contacts 22, 18 are applied to the 
substrate structure, as is indicated in flow chart block 73. In 
the preferred embodiment, the front and back contacts 22, 18 
are applied using a conventional screen printing process. 
45 
The next step in the third RTP process 70 is to optionally 50 
apply a passivation layer and/or an antireflection coating. 
Preferably, as indicated in flow chart block 74, the double-
layer antireflection/passivation coating SiN/SiOx is formed 
applying a material containing a dopant to a surface of 
said silicon substrate; 
applying heat to the combination of said silicon substrate 
and said dopant from a light radiating source to cause 
diffusion of said dopant into said silicon substrate to 
thereby form said diffused region and said junction 
within said silicon substrate; 
reducing the amount of said heat at a first cooling rate 
which preserves said carrier bulk lifetime within said 
silicon region, said first cooling rate being slower than 
the natural cooling rate of said combination toward 
ambient temperature; and 
permitting said combination to naturally decrease in tem-
perature to said ambient temperature after a duration of 
reduction in the amount of said heat at said first cooling 
rate, said duration being proportional to said depth of 
said diffused region within said silicon substrate. 
2. The process of claim 1, further comprising the step of 
forming a solar cell from said diffused silicon substrate. 
3. The process of claim 1, further comprising the steps of: 
applying a first electrical contact material over said 
dopant containing material, prior to applying said heat; 
applying a second electrical contact material to another 
surface of said silicon substrate, prior to applying said 
heat; and 
applying said heat from said light radiating source to said 
electrical contacts in combination with said dopant and 
said substrate so that both said dopant material and said 
second contact material diffuse concurrently into said 
silicon substrate whereby a solar cell is formed. 
on the substrate structure, as described previously relative to 
the first and second RTP processes 40, 60. 
Finally, the substrate structure is heated in a conventional 
RTP system utilizing the temperature cycle shown in FIG. 5. 
4. The process of claim 3, wherein said contact materials 
55 are applied via a screen printing process. 
5. The process of claim 3, wherein said dopant is n-type, 
said diffused region is n-type, said silicon region is p-type, 
and said second contact material comprises a p-type dopant, 
and wherein a p-type diffused region is formed in said 
As a result of the temperature cycle of FIG. 5, (a) the 
phosphorus and aluminum dopants concurrently diffuse into 
the silicon substrate 12, (b) the contacts 22, 18 are adhered 
to the substrate structure, and (c) the double-layer antire-
flection/passivation coating SiN/SiOx is adhered to the sub-
strate structure. 
60 silicon substrate by diffusion of said second contact material 
therein. 
The third RTP process 70 of FIG. 13 can be performed in 
approximately 57 minutes, which is generally about the 65 
same time it takes to perform the second RTP process 60 of 
FIG. 12. However, the third RTP process 70 of FIG. 13 
6. The process of claim 1, wherein said dopant containing 
material comprises phosphorus and said diffused region is 
n-doped. 
7. The process of claim 1, wherein said dopant containing 
material comprises aluminum and said diffused region is 
p-doped. 
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8. The process of claim 1, further comprising the steps of, 
prior to applying said heat to said combination: 
14 
the amount of heat which is applied to said combina-
tion. 
forming a silicon nitride coating on said dopant contain-
ing material using a plasma enhanced chemical vapor 
deposition process; 
14. A process for efficiently producing a solar cell for 
generating electrical energy from light, the process compris-
5 ing the sequential steps of: 
forming a silicon oxide coating on said silicon nitride 
coating using said plasma enhanced chemical vapor 
deposition process; and 
adjusting the amount of silicon in said silicon nitride 
coating so that said silicon nitride coating in combina- 10 
tion with said silicon oxide coating inhibits reflections. 
9. A process for efficiently producing a solar cell for 
generating electrical energy from light, the process compris-
ing the sequential steps of: 
applying a dopant containing material to a front surface of 15 
a silicon substrate having front and back surfaces; 
applying front and back electrical contact materials to said 
front and back surfaces, respectively; and 
after applying said dopant containing material and said 
electrical contact materials to said substrate, heating by 20 
means of a light radiating source the combination of 
said substrate, said dopant containing material, and said 
electrical contact materials so that (1) both said dopant 
and said back contact material diffuse concurrently into 
said substrate to form front and back diffused regions, 25 
respectively, (2) said contacts are annealed, and (3) a 
solar cell body is formed from said combination: 
controlling a decrease in the amount of heat which is 
applied to said combination so that the bulk lifetime of 
carriers in said cell body preserved. 
10. The process of claim 9, wherein said electrical contact 
materials are applied by a screen printing process. 
30 
11. The process of claim 9, wherein said dopant contain-
ing material comprises phosphorus, said silicon substrate 
comprises p-type silicon, said front electrical contact mate- 35 
rial comprises silver, and said back electrical contact mate-
rial comprises aluminum. 
12. The process of claim 9, further comprising the steps 
of, prior to applying heat from said light radiating source: 
forming a silicon nitride coating on said dopant contain- 40 
ing material using a plasma enhanced chemical vapor 
deposition process; 
forming a silicon oxide coating on said silicon nitride 
coating using said plasma enhanced chemical vapor 
deposition process; and 
adjusting the amount of silicon in said silicon nitride 
coating so that said silicon nitride coating in combina-
tion with said silicon oxide coating inhibits reflections. 
45 
applying a dopant containing material to a front surface of 
a silicon substrate having front and back surfaces; 
applying front and back electrical contact materials to said 
front and back surfaces, respectively; and 
after applying said dopant containing material and said 
electrical contact materials to said substrate, heating by 
means of a light radiating source the combination of 
said substrate, said dopant containing material, and said 
electrical contact material so that ( 1) both said dopant 
and said back contact material diffuse concurrently into 
said substrate to form front and back diffused regions, 
respectively, (2) said contacts are annealed, and (3) a 
solar cell body is formed from said combination; 
controlling the depth of the diffused region adjacent said 
dopant containing material by reducing the application 
of heat at a first cooling rate for a duration, said 
duration being proportional to said depth; and 
permitting said combination to naturally decrease in tem-
perature after said duration. 
15. A process for efficiently producing a solar cell for 
generating electrical energy from light, the process compris-
ing the sequential steps of: 
applying front and back dopant containing materials to 
front and back surfaces of a silicon substrate, respec-
tively; 
applying front and back electrical contact materials to said 
front and back dopant containing materials, respec-
tively; and 
after applying said dopant containing materials and said 
electrical contact materials to said substrate, heating by 
means of a light radiating source the combination of 
said substrate, said dopant containing materials, and 
said electrical contact materials so that both of said 
dopants diffuse concurrently into said silicon substrate 
to form front and back diffused regions, respectively, 
within said silicon substrate and a solar cell body is 
formed from said combination; 
controlling a decrease in the amount of heat which is 
applied to said combination so that the bulk lifetime of 
carriers in said cell body is preserved. 
13. A process for efficiently producing a solar cell for 
generating electrical energy from light, the process compris-
ing the sequential steps of: 
applying a dopant containing material to a front surface of 
16. A process utilizing an in situ controlled cooling 
procedure for producing a junction between a diffused 
region and a bulk silicon region within a silicon substrate, 
50 while preserving carrier bulk lifetime within the bulk silicon 
region and while permitting selective adjustment of the 
depth of the diffused region within the silicon substrate, 
comprising the sequential steps of: a silicon substrate having front and back surfaces; 
applying front and back electrical contact materials to said 55 front and back surfaces, respectively; and 
after applying said dopant containing material and said 
electrical contact materials to said substrate, heating by 
means of a light radiating source the combination of 
said substrate, said dopant containing material, and said 60 
electrical contact materials so that (1) both said dopant 
and said back contact material diffuse concurrently into 
said substrate to form front and back diffused regions, 
respectively, (2) said contacts are annealed, and (3) a 
solar cell body is formed from said combination; 65 
controlling the depth of the diffused region adjacent said 
dopant containing material by controlling a decrease in 
applying a dopant containing material to a surface of said 
silicon substrate; 
applying heat to the combination of said silicon substrate 
and said dopant containing material from a light radi-
ating source to cause diffusion of said dopant into said 
silicon substrate to thereby form said diffused region 
and said junction within said silicon substrate; and 
regulating cooling of said combination so that carrier bulk 
lifetime within said silicon region is preserved and said 
depth of said diffused region is controlled. 
17. A process of utilizing an in situ controlled cooling 
procedure for producing a junction between a diffused 
region and a bulk silicon region within a silicon substrate, 
5,510,271 
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while preserving carrier bulk lifetime within the bulk silicon 
region and while permitting selective adjustment of the 
depth of the diffused region within the silicon substrate, 
comprising the sequential steps of: 
applying a dopant containing material to a surface of said 5 
silicon substrate; 
applying heat to the combination of said silicon substrate 
and said dopant containing material from a light radi-
ating source to cause diffusion of said dopant into said 
16 
silicon substrate to thereby form said diffused region 
and said junction within said silicon substrate; and 
reducing said heat at controlled rates to preserve carrier 
bulk lifetime within said bulk silicon region and to 
control the depths of said diffused region within said 
silicon substrate. 
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